SUBSCRIBE TO TMCnet
TMCnet - World's Largest Communications and Technology Community
 
| More

TMCNet:  Toshiba Develops Low Power Technology for Embedded SRAM; 27% active power reduction and 85% standby power reduction is confirmed

[February 22, 2013]

Toshiba Develops Low Power Technology for Embedded SRAM; 27% active power reduction and 85% standby power reduction is confirmed

(M2 PressWIRE Via Acquire Media NewsEdge) TOKYO--Toshiba Corporation (TOKYO: 6502) today announced the development of an innovative low-power technology for embedded SRAM for application in smart phones and other mobile products. The new technology reduces active and standby power in temperatures ranging from room temperature (RT) to high temperature (HT) by using a bit line power calculator (BLPC) and a digitally controllable retention circuit (DCRC). A prototype has been confirmed to reduce active and standby power consumption at 25C by 27% and 85%, respectively.


Toshiba presented this development at the 2013 IEEE International Solid-State Circuit Conference in San Francisco, CA on February 20 (1) .

Longer battery life requires lower power consumption in both high performance and low performance modes (MP3 decoding, background processing, etc.). As low performance applications require only tens of MHz operation, SRAM temperature remains around RT, where active and leakage power consumptions are comparable. Given this, the key issue is to reduce active and standby power from HT to RT.

Toshiba's new technology applies a BLPC and DCRC. The BLPC predicts power consumption of bit lines by using replicated bit lines to monitor the frequency of the ring oscillator. It minimizes the active power of the SRAM in certain conditions by monitoring the current consumption of the SRAM rest circuits. The DCRC greatly decreases standby power in the retention circuit by periodically activating itself to update the size of the buffer of the retention driver.

Toshiba will continue to develop technologies that contribute to high performance, low power system LSI for mobile products.

Notes: (1) Number: 18.3, "A 27% Active and 85% Standby Power Reduction in Dual-Power-Supply SRAM Using BL Power Calculator and Digitally Controllable Retention Circuit" ((M2 Communications disclaims all liability for information provided within M2 PressWIRE. Data supplied by named party/parties. Further information on M2 PressWIRE can be obtained at http://www.presswire.net on the world wide web. Inquiries to info@m2.com)).

(c) 2013 M2 COMMUNICATIONS

[ Back To Cisco News 's Homepage ]

FREE eNEWSLETTER


Cisco NEWS


FEATURED WHITE PAPERS


FEATURED PODCASTS


Cisco RSS FEEDS







Technology Marketing Corporation

800 Connecticut Ave, 1st Floor East, Norwalk, CT 06854 USA
Ph: 800-243-6002, 203-852-6800
Fx: 203-866-3326

General comments: tmc@tmcnet.com.
Comments about this site: webmaster@tmcnet.com.

STAY CURRENT YOUR WAY

© 2014 Technology Marketing Corporation. All rights reserved.